University : Northumbria University UniLearnO is not sponsored or endorsed by this college or university.
Subject Code : EN0720
Country : United Kingdom
Assignment Task :

Objectives: 

To create SystemVerilog (SV) design source descriptions for the various component parts  of a Monitoring System comprising an Analogue-to-Digital Converter, Asynchronous Serial  Data Transmitter and Receiver along with a display. 

• To incorporate an IP (Intellectual Property) module into the design using customisation and  interfacing. 

• To perform simulations of individual design modules using SV test-modules and the  Vivado® Simulator. 

• To perform simulations of the complete Monitoring System top-level module using a SV  test-module and the Vivado® Simulator. 

• Synthesise and Implement the Monitoring System, targeting a Field Programmable Gate  Array development board (Artix-7 FPGA on  

• Demonstrate the operation of the FPGA implementation of the Monitoring System using the 

 

Assignment 1 - Description of the Monitoring System 

Figure 1, below, shows a simplified block diagram of the Monitoring System and figure 2 shows  the corresponding physical layout of the Basys3 development board. 

The system is driven by a 100MHz crystal clock and an active-high reset push button, when the  latter is pressed, the entire system is reset. The main functional blocks that make up the system  are shown in figure 1: 

i. XADC – built-in Analogue-to-Digital Converter that can be instantiated from the IP library.  The analogue input voltage range is 0.0 to +1.0 Volts. 

ii. XADC Controller – responds to manual or timer generated pulses initiating an ADC  conversion, it produces the required control signals for the XADC and interfaces with the  transmitter. 

iii. Transmitter – after each conversion, the 12-bit result is transmitted over an asynchronous  serial data link as an individual character. 

iv. Receiver – receives the asynchronous character from the transmitter and displays the value  on the 7-segment display. 

 

Block

 

 

This Engineering Assignment has been solved by our Engineering Experts at UniLearnO. Our Assignment Writing Experts are efficient to provide a fresh solution to this question. We are serving more than 10000+ Students in Australia, UK & US by helping them to score HD in their academics. Our Experts are well trained to follow all marking rubrics & referencing style.

Be it a used or new solution, the quality of the work submitted by our assignment experts remains unhampered. You may continue to expect the same or even better quality with the used and new assignment solution files respectively. There’s one thing to be noticed that you could choose one between the two and acquire an HD either way. You could choose a new assignment solution file to get yourself an exclusive, plagiarism (with free Turnitin file), expert quality assignment or order an old solution file that was considered worthy of the highest distinction.

 

  • Uploaded By : Pearl
  • Posted on : December 29th, 2018
  • Downloads : 376

Whatsapp Tap to ChatGet instant assistance